





Columbus Joint Chapter SSC37 / CAS04

Presentation will begin at 6:15 EST



#### Columbus Section Joint Chapter, SSC37/CAS04

- Founded on June 30, 2020
- Technical talks and workshops hosted year-round
- Previous talks covering a myriad of topics posted on our <u>website</u>







IEEE CIRCUITS AND SYSTEMS SOCIETY

<u>TinyTapeout</u> workshop series and shuttle-run sponsorship Chapter Application: 9/1/24 Tapeout: 11/8/24

<u>SSCS sponsored Arduino</u> <u>hardware development</u> <u>contest</u>! Completion Deadline: 8/1/24









# CASS Outreach Program 2023

# 1: Dr. Suat Ay

- Professor at the University of Idaho since 2007
- 10+ years of industry experience at Photobit/Micron imaging

# 2: Dr. Marvin White

- Professor at the Ohio State University
- Inventor of Correlated Double Sampling (CDS)

# 3: Dr. Paul McManamon

- President and CTO at Exciting Technology
- Former Chief Scientist at AFRL



Dr. Suat Ay (left)

Dr. Marvin White (right)



#### SSCS Educational Chapter of the Year Award



- Our chapter was lucky enough to win the Best Educational Program Award
- Our chapter chair Ramy Tantawy accepted the award at the SSCS flagship conference (ISSCC)
- The chapter was awarded \$2000 in total for continued workshops and outreach

Have an idea for a talk or workshop?

- Contact us!
- <u>columbus.sscs.cas@gmail.com</u>



# New Officer Announcement!

COLUMBUS

- Dr. Shane Smith has joined the officer team as the Vice Chair!
  - IC design, test, packaging, and integration subject matter expert
- Vice chair responsibilities
  - Outreach engagement
  - Sponsorship coordination
- Stay tuned for an exciting workshop over the summer from Dr. Smith on PCB design!




#### https://r2.ieee.org/columbus-ssccas/officers/


## CASS Outreach Program 2024



- Foundations of Mixed-Signal IC Design: A Practical Approach to Lab-to-Fab" series
  - Fundamental building blocks in Analog/Mixed Signal SoC's lectures
  - Tiny Tapeout workshops
  - Printed circuit board design and Arduino workshop








## **Opportunities For Engagement**







# Scan this QR code to fill out the Form to participate!



Sponsorship Application

https://forms.gle/ypWKDA4zrj8zKAR9A



Event Feedback Form

https://forms.gle/g5SsnPgFxGNzazYM8

# Looking for Sponsors



- Our chapter is always looking for sponsorship to increase out educational and outreach footprint
- If you are interested in sponsoring our chapter at any contribution level, please reach out to the leadership directly or at the below email









## CASS New Member Initiative



10

#### JOIN IEEE CASS

https://ieee-cas.org/

- Free membership until 08/2024!
- IEEE membership required in good standing
- CASS membership add-on accessible from IEEE account
- CASS membership only \$11 for students after 08/2024

#### Have an idea for a talk or workshop?

- Contact us!
- <u>columbus.sscs.cas@gmail.com</u>

Celebrate our 75th Anniversary with a Complimentary IEEE Circuit and Systems Society Membership for 2024

#### Who We Are

The IEEE Circuits and Systems Society is the leading organization that promotes the advancement of the theory, analysis, design, tools, and implementation of circuits and systems. The field spans their theoretical foundations, applications, and architectures, as well as circuits and systems implementation of algorithms for signal and information processing.

#### **Offer Details**

To take advantage of this offer, simply sign in with your IEEE Account. The membership will present in the Cart at US\$0 (This offer is available for a limited time only, and does not apply to the Preferred Package membership).

\*This offer is valid until the 2024 IEEE membership year, ending in August 2024. Eliaibility Criteria:

- Must have an IEEE membership.
- New IEEE CASS members, who have never been members before

Connect with CASS on social media through Twitter, LinkedIn and Eacebook

#### Membership Benefits

This special offer is limited and provides you with all CASS member benefits at the Essential package, including free online access to our financially sponsored journals and conference proceedings in the IEEE *Xplore* Digital Library, as well as:

- Discounted registration fees for all nine CASS flagship and premier conferences
- Access a wide variety of educational resources including the CASS Resource Center, CASS Microlearning Program (CASS MiLe), and the CASS-Wide Webinar Series
- Networking with over 100 Chapters worldwide
- Access to 17 Technical Committees and Special Interest Groups as well as 5 CASS Standards Activities Sub-

### More Opportunities For Open-Source Hardware Development: PICO



- "Platform for IC Design Outreach"
- Deadline is next Friday, May 10<sup>th</sup>!
- Similar structure w/ SKY130/GF180 open-source PDKs
- Analog layouts designed and generated in the OpenFASoC [1] environment
- Chaired by **Boris Murmann**, former Stanford professor and mixed-signal design expert

https://sscs.ieee.org/about/tc-ose/sscs-pico-design-contest

https://www.youtube.com/watch?v=O0J7El98udQ

[1] OpenFASoC: Fully Open-Source Autonomous SoC Synthesis using Customizable Cell-Based Synthesizable Analog Circuits, <u>https://github.com/idea-fasoc/OpenFASOC/</u>

Home / About / TC-OSE / SSCS "PICO" Open-Source Chipathon

GOVERNANCE SSCS ADCOM	4 >	SSCS "PICO" Open-Source Chipathon					
IC HISTORY	>	Automating Analog Layout					
SSCS EXECUTIVE OFFICE S	TAFF	– Sign-Up Deadline: May 10, 2024 –					
SOLID-STATE CIRCUITS DIRECTIONS	>	The IEEE Solid-State Circuits Society is pleased to announce its fourth open-source integrated circuit (IC) design contest under the umbrella of its PICO Program (Platform for IC Design Outreach). While this contest is open to anyone (no restrictions), we					
IEEE TECHNICAL COUNCILS COMMUNITIES AND INITIATIV	·	encourage the participation of pre-college students, undergraduates, and geographical regions that are underrepresented within the IC design community.					
TC-OSE	~	The goal of this year's event is to advance the automatic generation and open sharing of analog circuit layout cells to increase ou community's design productivity and to catch up with other fields where sharing and automation is a key enabler of progress (e.g.					
SSCS "PICO" Open-Source Chipathon		in machine learning).					
Committee Members							
SSCS PICO Program							



#### Contest Outline

- 1. Interested individuals sign up using this form by May 10, 2024.
- 2. Phase 1 (~June): Through a series of weekly meet-ups and training sessions, the participants learn to create basic one- or two-transistor layout generators using Python and open-source CMOS PDKs. Using Jupyter Notebooks hosted on Google Colab allows anyone with an internet connection to participate no downloads or installations required! Relevant circuit examples can be found in [1], [2]. We will leverage code modules available with the OpenFASoC [3] environment.
- Phase 2 (~July): Interested participants define larger layout building blocks that they wish to automate (examples: comparator, bandgap, phase interpolator, OTA). Teaming among participants is encouraged to maximize collaboration and learning).




# SSC37/CAS04 Columbus Joint-Chapter Seminar

# A Practical Approach to Lab-to-Fab series: Tiny Tapeout Workshop (1)

Webinar Location: SenselCs Corporation © Rev1 Ventures Main Conference Room Speaker: Sam Ellicott

## About Me

- IEEE Columbus SSCS/CAS Vtools coordinator
- PhD Student at The Ohio State University
  - Circuits Laboratory for Advanced Sensors and Systems
  - RF and Mixed-Signal Integrated Circuit (IC) Design
  - True Random Number Generators
- BSEE at Cedarville University (2019)
- Intern at Analog Devices











### Workshop Series Goals



- Understand the workflow for open-source tools
  - Demystify the steps required to generate digital designs
- Hands-on introduction to digital design
  - Crash course to Verilog
  - Ability to design/test simple modules
  - Make a simple project
- Have fun!

### Workshop Series Outline



15

- Workshop 1: Introduction
  - Today
- Workshop 2: Tooling and Series Project
  - September/October
- Workshop 3: Design Review
  - October/November

## Workshop Series Outline



- Workshop 1: Introduction (tonight)
  - What are Integrated Circuits (ICs)
  - Brief History of ICs
  - Introduction to Digital Design
  - Introduction to Tiny Tapeout
- Workshop 2: Tooling and Series Project
- Workshop 3: Design Review

## Formatting Note



- Some slides are to aid understanding
  - Provide background knowledge that I think is interesting
  - Not required for day-to-day design work
- Background information slides
  - Title in red
- Terminal commands
  - Commands are in *bold Italic*

	Handred and the second second	Men Men Littler	and a shine alter show the	HEALTHAN - MADE	the second other the second of	The second states of the second states	Filling and the second second	「「「「」」」「「」」」「「」」」」」」」
							Bandaran and and a	
-	Line of the second second			Investment to prove the prover its	Callinger and Department of the Part of the		BATH DEPARTMENT - SAWARD - SAWARD	「「「「「「「「「「」」」」」」
		in the second						
				Contactuation and actions on the Art Street	The second		Same and the second sec	
	TALES THE PARTY IN TALES							
						And a state of the		No and inclusion in the local state
1		Think this						
				POR Manual land a second link a contact of				
				The state of the second s	North Mary Car Start The Start Start			Star the set of a starting the
			A REAL PROPERTY OF A REAL PROPER		CITY AND CITY OF MALE			
			Contraction of the second seco					Construction of the second second second second
100						ared		
			and an 12 ar a state of the second state of the			Ing an extent of the second second	MARKET IN AND COMMON AND AND AND AND AND AND AND AND AND AN	
			LU I I AAA I INA ANA ANA ANA ANA ANA ANA A		Batana mun anti a martina			Alexandra Managinal Presidente
				調読が上版を見て語言	La La La Constanti de la Const	A CONTRACTOR OF A CONTRACTOR O		
1	THE REAL PROPERTY.		The support of the supervised states and the support of the suppor			IT IC IS A REAL BUILT IN	and the second s	ALLER AND ALLER AND ALLER AND A
								Statistic Line in a line in the second
	The subscription of the subscription of the	Construction or States of Longian		Construction of South and - The south	and and an other than the	Testing and the second residence of the	PARTICIPATION - Provide and	arrelen ar d Since release and
	Lating Station	INTERNE - MERICANIER	for state - He state - state	ALLES - Des allessand formet and				Internation and other that the local division in the
			Contenter to fair the surface and the Plants	International Descent - Des Still	formantes secondarization (in the plant second in	factors a realing control - China ar substit	in an colorise and in Stan ar solar series	And the second s
				Committing Larger   1 and Larger Larger Larger				「「「「「「「」」」」」」」」」」」」」」」」」」」」」」」」」」」」」」」

#### Hands up if


- You've used an app
- You've written a computer program
- Used an Arduino (or similar)
- Designed a chip
- Had your own chip manufactured
- Manufactured your own chip





79

- What is an integrated circuit?
  - Also called IC or chip
  - Multiple transistors all in the same substrate
  - Connections between transistors
- What is a transistor?
  - For digital circuits: a electronic controllable switch
  - Things get more complicated for analog circuits









### Why do we care?






## A modern IC (Apple M1 Pro)

COLUMBUS 22

- 33.7 Billion Transistors
- 245*mm*<sup>2</sup> → 16*mm* square
- 5*nm* process node



https://www.anandtech.com/show/17019/apple-announced-m1-pro-m1-max-giant-new-socs-with-allout-performance

#### A Sense of Scale


<u>Powers of ten</u> Charles and Ray Eames.

,000 kilometers


10<sup>+0</sup> meters The sleeping man at the picnic




10<sup>+6</sup>meters Lake Michigan is fully visible







23



#### A Sense of Scale

<u>Powers of ten</u> Charles and Ray Eames.

micron

10<sup>+0</sup> meters The sleeping man at the picnic

meter










0






#### Building blocks of DNA ....

24


#### Extreme Ultraviolet Lithography






 IHP Factory Tour
 Multi Patterning
 ASML EUV Lithography
 History of EUV Lithography
 History of IC Lithography


 IEEE Solid-State Circuits / Circuits and Systems Societies (SSC37/CAS04) Columbus Chapter
 IEEE Solid-State Circuits / Circuits and Systems Societies (SSC37/CAS04) Columbus Chapter
 IEEE Solid-State Circuits / Circuits and Systems Societies (SSC37/CAS04) Columbus Chapter




# History of Integrated Circuits



#### **Before Transistors: 1944**






Electronic Numerical Integrator and Computer: programmable for artillery calculations


#### The First Transistor: 1947






#### **Discrete Transistor**





https://en.wikipedia.org/wiki/Bipolar\_junction\_transistor#/media/File:IPRS\_BANEASA\_2N2222.jpg


#### Integrated Circuits: 1958



#### Jack Kilby 1958 at Texas Instruments

#### Integrated Circuits: 1959





#### Robert Noice at Fairchild Semiconductor

https://www.rit.edu/imagine/exhibit-extras/Apollo-Guidance-Computer-ImagineRIT-SKurinec.pdf

## Shrinking Transistors and Technologies





#### 1960s

TTL Quad Gate



16 Transistors




1970s 8-bit

Microprocessor



4500 Transistors 1980s

32-bit Microprocessor



275,000 Transistors

#### 1990s

32-bit Microprocessor




3,100,000 Transistors

#### 2000s

64-bit Microprocessor

592,000,000

Transistors





2010s

3072-Core

GPU

8,000,000,000 Transistors

100 um

10 um

lum


100 nm

10 nm

#### Moore's Law

#### Moore's Law: The number of transistors on microchips doubles every two years Our World in Data

Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important for other aspects of technological progress in computing – such as processing speed or the price of computers.



- Number of transistors • doubles every 2 years
- Exponential growth! •


IEEE Solid-State Circuits / Circuits and Systems Societies (SSC37/CAS04) Columbus Chapter

OurWorldinData.org - Research and data to make progress against the world's largest problems.

Licensed under CC-BY by the authors Hannah Ritchie and Max Roser.

### Moore's Law: TSMC Processes







1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022


https://www.tsmc.com/english/dedicatedFoundry/technology/logic/l\_5nm

#### Transistor Evolution







- Planar Transistors: > ~20nm
- FinFET Transistors: < ~20nm
- Gate-All-Around Transistors: Future
- <u>Video about FinFET Transistors</u>
- <u>Video about GAA Transistors</u>




https://www.asml.com/en/news/stories/2022/what-is-a-gate-all-around-transistor

#### Power Density







#### Pentium 4 (Northwood) 55M 130nm Transistors ~50W TDP


#### Ryzen 5800X 4.15B 7nm Transistors ~65W TDP

https://hothardware.com/photo-gallery/newsitem/53364?image=big\_amd\_die\_map.jpg&tag=popup

#### **Dennard Scaling**



50 Years of Microprocessor Trend Data



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2021 by K. Rupp

Larus, James. (2023). Evolution of Computing. <u>10.1007/978-3-031-45304-5\_3</u>.

## What if Moore's law/Dennard Scaling worked for cars?



1960	2020	Moore's car law
170 mph (75 m/s)	300 mph (134 m/s)	80,000 million m/s
14.3 mpg	38.8 mpg	15,000 million mpg

https://www.infoplease.com/math-science/earth-environment/motor-vehicle-fuel-consumption-and-travel-in-the-us-1960-2006




- This is just scratching the surface of the history here
- <u>Professor Marvin White's CASS Talk</u>
- <u>PBS Documentary on Silicon Valley</u>
- <u>Asianometry Youtube Channel</u>

## Introduction to Digital Design

#### What are we trying to do?




Concept (algorithm, behavior, etc) → Physical design (gates)




#### How does this work?


- Calculate Nth Fibonacci number
- Software (C program)



https://godbolt.org/z/dPKEe7qE3




1	fib:		
2		beq	a0,zero, <u>.L4</u>
3		<b>li</b>	a5,1
4		ble	a0,a5, <u>.L5</u>
4 5 6		addi	a3,a0,1
6		11	a5,2
7		li	a0,1
8		1i	a4,0
9	.L3:		
10		mv	a2,a0
11		addi	a5,a5,1
12		add	a0,a0,a4
13		mv	a4,a2
14		bne	a5,a3, <u>.L3</u>
15		ret	
16	.L4:		
17		1i	a0,0
18		ret	
19	.L5:		
20		li	a0,1
21		ret	




#### How does this work?




- Calculate Nth Fibonacci number
- Hardware (Digital Logic)






### What is a "gate"?

- "Legos" of digital design
- Combinational Logic Gate
  - Performs digital logic function
  - AND, OR, NOT, ...
- Sequential Logic
  - Memory Element
  - Flip-Flops
  - Stores data for a "clock cycle"




https://github.com/sellicott/inkscape-figures



## What is Verilog? (Wires and Registers)




- Hardware Description Language
  - Behaviorally\* describes the gates we want to generate
  - Combinational and sequential gates generated from code




\*There is also gate level verilog

### What is Verilog? (Wires and Registers)



- Hardware Description Language
  - Behaviorally\* describes the gates we want to generate
  - Combinational and sequential gates generated from code



\*There is also gate level verilog

### What is Verilog? (Assign Statements)

COLUMBUS HISSOFTICE 47

- Hardware Description Language
  - Behaviorally\* describes the gates we want to generate
  - Combinational and sequential gates generated from code

// global control signals
input wire i\_reset;
input wire i\_clk;

// control signals
input wire i\_stb;
output wire o\_busy;

// module io
input wire [WIDTH-1:0] i\_n;
output wire [WIDTH-1:0] o\_fib;


reg [WIDTH-1:0] iteration; reg [WIDTH-1:0] prev; reg [WIDTH-1:0] current;

Define Signals


- Generate combinational logic from operations
- Every assign statement evaluated "in parallel"
- Can only assign to wires

assign o\_busy = (iteration != RESET); assign o\_fib = current;

Purely Combinational Logic



- Hardware Description Language
  - Behaviorally\* describes the gates we want to generate
  - Combinational and sequential gates generated from code




Purely Combinational Logic


```
always @(posedge i_clk) begin
    IT (:0_DUSY && I_SCD) begin
        iteration <= i n;</pre>
        prev
                 [WIDTH-1:0] <= 1;</pre>
        current [WIDTH-1:0] <= 0;</pre>
    else if (o_busy) begin
        iteration <= iteration - ONE;</pre>
        current <= prev + current;</pre>
                   <= current;</pre>
         prev
    if (i reset) begin
        iteration <= RESET;</pre>
                 [WIDTH-1:0] <= 1;</pre>
         prev
        current [WIDTH-1:0] <= 0;</pre>
end
```

Sequential Logic Behavior


- Define register behavior
  - Write to registers in "always" block
- Defines what the "next state" of the register should be
- Only evaluated on rising edges
- Multiple Always blocks are executed in parallel



- Hardware Description Language
  - Behaviorally\* describes the gates we want to generate
  - Combinational and sequential gates generated from code



Purely Combinational Logic




Sequential Logic Behavior


- Always blocks evaluation
  - Top to bottom
  - <= assignments happen in parallel
- Statements lower in block have higher priority
- Can feel like "normal" programing
  - Don't get complacent



- Hardware Description Language
  - Behaviorally\* describes the gates we want to generate
  - Combinational and sequential gates generated from code




Purely Combinational Logic



end


Sequential Logic Behavior

• Always blocks may also contain logic






- Hardware Description Language
  - Behaviorally\* describes the gates we want to generate
  - Combinational and sequential gates generated from code





Purely Combinational Logic



Sequential Logic Behavior

Always blocks may also contain logic






NOR Example Waveforms

- How does the system evaluate over time?
  - What is the state of A', B', Y, and Z?

https://wavedrom.com/

52




NOR Example Waveforms

- How does the system evaluate over time?
  - What is the next state of A', B', Y, and Z?

https://wavedrom.com/

53

# 1 #




NOR Example Waveforms

- How does the system evaluate over time?
  - What is the next state of A', B', Y, and Z?

https://wavedrom.com/






NOR Example Waveforms

- How does the system evaluate over time?
  - What is the next state of A', B', Y, and Z?

https://wavedrom.com/



NOR Example Waveforms

- How does the system evaluate over time?
  - What is the next state of A', B', Y, and Z?

https://wavedrom.com/


IEEE Solid-State Circuits / Circuits and Systems Societies (SSC37/CAS04) Columbus Chapter

56

### Real Logic Gates

- How is a NOR gate built?
- Transistors → Switches






https://skywater-pdk.readthedocs.io/en/main/contents/libraries/sky130\_fd\_sc\_hd/cells/nor2/README.html#sky130-fd-sc-hd-nor2-gdsii-lavouts

## Standard Cell Library

- Skywater provides designs for a large number of logic gates
- Standard Cell Library




https://skywater-pdk.readthedocs.io/en/main/contents/libraries/sky130\_fd\_sc\_hd/cells/nand2/README.html#sky130-fd-sc-hd-nand2-gdsii-layouts

https://skywater-pdk.readthedocs.io/en/main/contents/libraries/sky130\_fd\_sc\_hd/cells/dfxtp/README.html



## Sky130 Stackup

- World's first open source manufacturable PDK
- Profile of layers in design
- Gates are connected on metal2 – metal5




# What's the difference between Software and Hardware?



#### Software

1	fib:		
2		beq	a0,zero, <u>.L4</u>
3		li	a5,1
3 4 5 6		ble	a0,a5, <u>.L5</u>
5		addi	a3,a0,1
6		<b>li</b>	a5,2
7		li	a0,1
8		1i	a4,0
9	.L3:		
10		mv	a2,a0
11		addi	a5,a5,1
12		add	a0,a0,a4
13		mv	a4,a2
14		bne	a5,a3, <u>.L3</u>
15		ret	
16	.L4:		
17		1i	a0,0
18		ret	
19	.L5:		
20		li	a0,1
21		ret	




Hardware


- Software executes sequentially
- Hardware is "always running"
  - Copies run in parallel


#### Recap: Digital Design




Concept (algorithm, behavior, etc) → Physical design (gates)










active







Elaboration: Convert to generic gates



IEEE Solid-State Circuits / Circuits and Systems Societies (SSC37/CAS04) Columbus Chapte



inputs[4]

outputs[4]


outputs[1]



inputs[4]

outputs[4]


outputs[1]






puts[4]


outputs[4]






puts[4]


outputs[4]





Tiny Tapeout (via Openlane) handles most of this for us!

#### GDS examples (all 70um x 70um)










binary to decimal converter 25 cells

8 bit counter 49 cells 4 bit counter & bcd 50 cells

#### What did we learn?

- Design  $\rightarrow$  Digital Flow  $\rightarrow$  Physical Design
- Digital Design
  - Gates are building blocks of the design
  - Combinational Logic/Sequential Logic
  - Verilog lets us describe gates with code
- Digital Flow (OpenLane)
  - Elaboration: Hardware Description Language → Ideal Gates
  - Synthesis: Generating real gates from the design
  - Place and Route: Layout and route physical gates
  - Signoff: Check the design for layout/timing errors







# Tiny Tapeout

#### How Tiny Tapeout Works

- Cloud based design
  - Runs OpenLane in Github actions
  - No tool install or download
  - 3D viewer / explorer
  - <u>Example Design</u>
- ~500 Projects merged into one IC
  - Reduced cost
  - Try other peoples designs
  - <u>Test PCB</u>










Tiny Tapeout 02 Datasheet EFABLE https://github.com/TinyTapeout/tinytapeout-02 December 7, 2022 1 8 8 0 1: SIMON Cipher 2: HD74480 Clock 2: HD74480 Binary Matrix display 3: Scrolling Binary sequencer 3. Power supply sequencer 01 Scrolling Binary Matrix display
Power supply sequencer
Duty Controller
Duty Controller 4: Power supply sequencer 5: Duty Controller 5: S4GA: Super Slow Serial SRAM FPGA Contents 15 Render of whole chip 19 Projects

# Physical InterFace

#### • ]x Tile

- 160 x 100*µm* size
- ~1000 gates
- Can buy more than 1 tile
- Pins
  - Clock (~50MHz)
  - Reset
  - 8x Inputs
  - 8x Outputs
  - 8x Bidirectional






# Wokwi Design Flow



- <u>Wokwi</u> by Uri Shaked
  - Online Simulator
  - Exports Verilog Netlist
- <u>Examples</u>
  - Padlock
  - UART
  - 7-Segment Display

- dtype flop
- inverter
- 2 input and
- 2 input or
- 2 input xor
- 2 input mux
- 2 input nand




# Using GitHub Flow For Verilog

**COLUMBUS** TRANSPORT

- <u>Tutorial Video</u>
- <u>Example Project</u> (Fibonacci Sequence Generator)
- Create new GitHub project by using <u>the template</u>
  - The project should be public!
  - Enable GitHub Pages (set to GitHub Actions)
- Update *info.yaml* 
  - Top module
  - Source files
  - Area
  - Documentation
- Update *docs/info.md* 
  - Add detailed documentation for your project

#### Live Demo





https://github.com/sellicott/sellicott\_fib\_seq

### Demo Slides (Home)

ellicott / sellicott_fib_seq	rojects 🛈 Security 🗠 Insights 🔯 Setting	Q Type [] to search	<u>≻</u>   + •]⊙	il O (j)
<b>3</b> sellicott_fib_seq Public enerated from <u>TinyTapeout/tt07-verilog-template</u>		🖈 Pin 💿 Unwatch 1	- ♥ Fork 0 - ☆ Star 0 -	•
ピ 1 Branch   ○ 0 Tags  Samuel Ellicott Remove extra quotes from Ma		t Add file ▼ <> Code ▼	<b>About</b> Tiny Tapeout Fibonacci sequence generator example project	\$ <del>3</del>
<ul> <li>.github/workflows</li> <li>docs</li> <li>src</li> </ul>	Initial commit Update documentation Update project module to use fib module	19 hours ago 17 hours ago 19 hours ago		
test	Remove extra quotes from Makefile	17 minutes ago 19 hours ago	<ul> <li>1 watching</li> <li>9 forks</li> </ul>	
LICENSE	Initial commit Initial commit	19 hours ago 19 hours ago	<b>Releases</b> No releases published <u>Create a new release</u>	
info.yaml README Apache-2.0 license	update info.yaml with project information	19 hours ago Ø∷≣	<b>Packages</b> No packages published <u>Publish your first package</u>	Exit
) gds passing () docs passing () test passing			Languages	Demo
Tiny Tapeout Verilog	Project Template		<ul> <li>Verilog 46.2%</li> <li>Tcl 27.6%</li> <li>Python 14.9%</li> <li>Makefile 11.3%</li> </ul>	


78

### Demo Slides (wrapper source)

° main	
	* Copyright (c) 2024 Sam Ellicott
Q Go to file t 3	* SPDX-License-Identifier: Apache-2.0
> 🖿 .github 5	
> <b>b</b> docs 7	`default_nettype none
> docs 7	<pre>module tt_um_sellicott_fib_seq (</pre>
Y 🖬 src 9	<pre>input wire [7:0] ui_in, // Dedicated inputs</pre>
_ Config.tcl 10	output wire [7:0] uo_out, // Dedicated outputs
	<pre>input wire [7:0] uio_in, // IOs: Input path</pre>
<b>1</b> fib.v 12	output wire [7:0] uio_out, // IOs: Output path
	<pre>output wire [7:0] uio_oe, // IOs: Enable path (active high: 0=input, 1=output)</pre>
tt_um_sellicott_fib_seq.v	input wire ena, // always 1 when the design is powered, so you can ignore it
> test 15	input wire clk, // clock
<b>1</b> 6	<pre>input wire rst_n // reset_n - low to reset</pre>
G .gitignore	);
LICENSE 18	
19	fib #(
README.md 20	.WIDTH(8)
🗅 info.yaml 21	) fib_inst (
22	// global control signals
23	.i_reset (~rst_n),
24	.i_clk (clk),
25	
26	// control signals
27 28	.i_stb (uio_in [0]), .o_busy (uio_out[1]),
28	.o_busy (ulo_but[1]),
30	// module inputs/outputs
31	.i_n (ui_in [7:0]),
32	.o_fib (uo_out[7:0])
33	);
34	
35	// All output pins must be assigned. If not used, assign to 0.
36	assign uio_oe [7:0] = 8'h2;
Home 37	assign uio_out[7:2] = 6'h0;
38	assign uio_out[0] = 1'h0;
39	
40	endmodule

UMBUS 79

#### Demo Slides (module source)



# Demo Slides (info.yaml)




₽ main - + Q	Samuel Ellicott update info.yaml with project information ×
Q Go to file t	
	Code Blame 54 lines (47 loc) · 1.61 KB 🔀 Code 55% faster with GitHub Copilot
> 🖿 .github	Code Blame 54 lines (47 loc) · 1.61 KB 🔀 Code 55% faster with GitHub Copilot
> <b>in</b> docs	1 # Tiny Tapeout project information
2 docs	2 project:
🗸 🖿 src	3 title: "Fibonacci Sequence Generator" # Project title
<u> </u>	4 author: "Samuel Ellicott" # Your name
	5 discord: "sellicott" # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
🗋 fib.v	6 description: "generate the Nth fibonacci number" # One line description of what your project does
tt_um_sellicott_fib_seq.v	7 language: "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
	8 clock_hz: 0 # Clock frequency in Hz (or 0 if not applicable) 9
> 🖿 test	9 10 # How many tiles your design occupies? A single tile is about 167x108 uM.
🗅 .gitignore	11 tiles: "1x1" # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2
	13     # Your top module name must start with "tt_um_". Make it unique by including your github username:
README.md	14 top_module: "tt_um_sellicott_fib_seq"
	15
🗅 info.yaml	16 # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
	17 source_files:
	<pre>18 - "tt_um_sellicott_fib_seq.v"</pre>
	19 - "fib.v" 20
	20 21 # The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
	22 pinout:
	23 # Inputs
	24 ui[0]: "n[0]"
	25 ui[1]: "n[1]"
	26 ui[2]: "n[2]"
	27 ui[3]: "n[3]"
	28 ui[4]: "n[4]"
	29 ui[5]: "n[5]" 30 ui[6]: "n[6]"
	30 ui[6]: "n[6]" 31 ui[7]: "n[7]"
Home	32
	33 # Outputs
	34 uo[0]: "fib[0]"
	35 uo[1]: "fib[1]"
	id State Circuite I Circuite and Systems Societies (SSC77/CASO/) Columbus Chapter

## Demo Slides (Test)

> 🖿 .g > 🖿 d > 🖿 s 

Q Go to file (t)	10 @cocotb.test()
	11 ∨ async def test_project(dut):
.github	12 dutlog.info("Start")
	13
docs	14 # Set the clock period to 10 us (100 KHz)
src 🖿	<pre>15 clock = Clock(dut.clk, 10, units="us")</pre>
SIC	<pre>16 cocotb.start_soon(clock.start())</pre>
🧷 🛅 test	17
🗅 Makefile	18 # Reset
	19 dutlog.info("Reset")
L' README.md	20 dut.ena.value = 1 21 dut.ui in.value = 0
	21 dut.ui_in.value = 0 22 dut.uio_in.value = 0
🗅 fib_tb.v	$\frac{22}{23} \qquad \text{dut.rst_n.value} = 0$
🗋 requirements.txt	24 await ClockCycles(dut.clk, 10)
1 th athw	25 dut.rst_n.value = 1
	26
🗅 tb.v	<pre>27 dutlog.info("Test project behavior")</pre>
Chartery.	
🗅 test.py	29 for i in range(0, 10):
🗋 .gitignore	<pre>30 dutlog.info(f"Test n={i}")</pre>
	<pre>31 fib_n = int(await get_fib_n(dut, i))</pre>
	<pre>32 calc_fib = calc_fib_n(i)</pre>
🗋 README.md	<pre>33 dutlog.info(f"hw fib: {fib_n}, sw fib: {calc_fib}")</pre>
	34 assert fib_n == calc_fib
🗋 info.yaml	35
	36 ✓ async def get_fib_n(dut, n): 37
	37 # Set the input values you want to test 38 dut.ui_in.value = n
	39 dut.uio_in.value = 1
	40
	41 # Wait for one clock cycle, then clear the strobe pin
	42 await ClockCycles(dut.clk, 1)
	<pre>43 dut.uio_in.value = 0</pre>
	44
	45 busy_val = True
Home	46
	47 while busy_val:
	48 # Wait for one clock cycle, then check the output
	49 await ClockCycles(dut.clk, 1)
	50 busy_val = (dut.uio_out.value & 0x02) != 0



#### Demo Slides (Testbench)

Q Go to file	4 /* This testbench just instantiates the module and makes some convenient wires 5 that can be driven / tested by the cocotb test.py.
	6 */
> 🖿 .github	7 module tb ();
> 🖿 docs	
	9 // Dump the signals to a VCD file. You can view it with gtkwave.
> 🖿 src	10 initial begin
🗸 💼 test	<pre>11 \$dumpfile("tb.vcd");</pre>
	12 \$dumpvars(0, tb);
🗅 Makefile	13 #1; 14 end
README.md	14 end 15
🗅 fib_tb.v	16 // Wire up the inputs and outputs:
	17 reg clk;
🗋 requirements.txt	18 reg rst_n;
P thathw	19 reg ena;
🗅 tb.v	20 reg [7:0] ui_in; 21 reg [7:0] uio_in;
	21 reg [7:0] uio_in; 22 wire [7:0] uo_out;
🗅 test.py	23 wire [7:0] uio_out;
🗋 .gitignore	24 wire [7:0] uio_oe;
	25
	<pre>26 // Replace tt_um_example with your module name: 27</pre>
🗋 README.md	27 tt_um_sellicott_fib_seq user_project ( 28
🗋 info.yaml	20 29 // Include power ports for the Gate Level test:
	30 `ifdef GL_TEST
	31 .VPWR(1'b1),
	32 .VGND(1'b0),
	33 `endif
	34
	35 .ui_in (ui_in), // Dedicated inputs
	36 .uo_out (uo_out), // Dedicated outputs 37 .uio_in (uio_in), // IOs: Input path
	38 .uio_out(uio_out), // IOs: Output path
	39 .uio_oe (uio_oe), // IOs: Enable path (active high: 0=input, 1=output)
	40 .ena (ena), // enable - goes high when design is selected
Home	41 .clk (clk), // clock
	42 .rst_n (rst_n) // not reset
	43 );
	44 45 endmodule

## Demo Slides (Makefile)

Q Go to file t	3
	4 # defaults
> 🖿 .github	5 SIM ?= icarus
·github	6 TOPLEVEL_LANG ?= verilog
> 🖿 docs	7 SRC_DIR = \$(PWD)//src
-	<pre>8 PROJECT_SOURCES = tt_um_sellicott_fib_seq.v fib.v</pre>
> 🖿 src	
🗠 🖿 test	10 ifneq (\$(GATES),yes)
	11
🗋 Makefile	12 # RTL simulation:
README.md	13 SIM_BUILD = sim_build/rtl
	<pre>14 VERILOG_SOURCES += \$(addprefix \$(SRC_DIR)/,\$(PROJECT_SOURCES))</pre>
🗅 fib_tb.v	15 COMPILE_ARGS += -I"\$(SRC_DIR)"
	16
🗋 requirements.txt	17 else
C thatkw	18
	19 # Gate level simulation:
🗅 tb.v	20 SIM_BUILD = sim_build/gl
🗋 test.py	21 COMPILE_ARGS += -DGL_TEST
	22 COMPILE_ARGS += -DFUNCTIONAL
🗋 .gitignore	23 COMPILE_ARGS += -DUSE_POWER_PINS
	24 COMPILE_ARGS += -DSIM
	25 COMPILE_ARGS += -DUNIT_DELAY=\#1
🗋 README.md	<pre>26 VERILOG_SOURCES += \$(PDK_ROOT)/sky130A/libs.ref/sky130_fd_sc_hd/verilog/primitives.v</pre>
	<pre>27 VERILOG_SOURCES += \$(PDK_ROOT)/sky130A/libs.ref/sky130_fd_sc_hd/verilog/sky130_fd_sc_hd.v</pre>
🗋 info.yaml	
	29 # this gets copied in by the GDS action workflow
	<pre>30 VERILOG_SOURCES += \$(PWD)/gate_level_netlist.v</pre>
	31
	32 endif
	33
	34 # Include the testbench sources:
	35 VERILOG_SOURCES += \$(PWD)/tb.v
	36 TOPLEVEL = tb
	37
	38 # MODULE is the basename of the Python test file
Home	39 MODULE = test
	40
	41 # include cocotb's make rules to take care of the simulator setup
	<pre>42 include \$(shell cocotb-configmakefiles)/Makefile.sim</pre>

## Demo Slides (GitHub Actions)

docs gds

test

Code Issues 2 Pull requests 🕞 Actions 🗄 Projects 🕕 Security 🗠 Insights 🕸 Settings All workflows Q Filter workflow runs Actions New workflow All workflows Help us improve GitHub Actions Workflows Give feedback X 45 workflow runs 🤗 Remove extra quotes from Makefile Management 🗄 2 hours ago 🕑 1m 20s 🛱 Caches 🗄 Runners Remove extra quotes from Makefile 🛱 2 hours ago 🔿 3m 42s Remove extra quotes from Makefile ᄇ 2 hours ago 🕑 33s 📀 try and fix software fibonacci generator 📋 18 hours ago 🧭 1m 8s try and fix software fibonacci generator 📋 18 hours ago 🕑 36s 😣 try and fix software fibonacci generator 🗄 18 hours ago 🧭 3m 45s gds #14: Commit c7dd9d3 pushed by sellicott Home 8 Flip check on busy signal 🗄 19 hours ago 🕑 4m 20s Flip check on busy signal 🗄 19 hours ago

85

# Demo Slides (Test Action)

🖻 Code 💿 Issues 📫 Pull requests 💽 Acti	ions 🗄 Projects 🛈 Security 🗠 Insight	ts 🗐 Settings			
test Remove extra quotes from Makef	<b>ile</b> #15				
ற் Summary	Triggered via push 2 hours ago Si	tatus Total duration	Artifacts		
obs		iuccess 33s	1		
🤉 test					
Run details ී Usage ී Workflow file	test.yaml on: push				
	<b>Artifacts</b> Produced during runtime Name			Size	
	𝗇 test-vcd	]		1.25 KB	
	test summary				
Home	All tests passed 1 tests passed				
	Job summary generated at run-time				

#### Demo Slides (Test Results)

🆽 Projects 🕕 Security 📈 Insights 🕅 Setti

🛆 Summa



ummary	Actions Projects U Security 🗠 Insights	Q Search logs
est	🗸 🥝 Run tests	
551	21 rm -f results.xml	
	22 MODULE=test TESTCASE= TOPLEVEL=tb TOPLEVEL_LA	NG=verilog \
etails	23 /usr/bin/vvp -M /opt/hostedtoolcache	/Python/3.11.9/x64/lib/python3.11/site-packages/cocotb/libs -m libcocotbypi_icarus sim_build/rtl/sim.vvp
sage	24ns INFO gpi	mbed/gpi_embed.cpp:76 in set_program_name_in_venv Did not detect Python virtual environment. Using system-wide Python ir
2	25ns INFO gpi	/gpi/GpiCommon.cpp:101 in gpi_print_registered_impl VPI registered
/orkflow file	26 0.00ns INFO cocotb	Running on Icarus Verilog version 11.0 (stable)
	27 0.00ns INFO cocotb	Running tests with cocotb v1.8.1 from /opt/hostedtoolcache/Python/3.11.9/x64/lib/python3.11/site-packages/cocotb
	28 0.00ns INFO cocotb	Seeding Python random module with 1714067530
	29 0.00ns INFO cocotb.regression	Found test test.test_project
	30 0.00ns INFO cocotb.regression	running test_project (1/1)
	31 0.00ns INFO cocotb.tb	Start
	32 0.00ns INFO cocotb.tb	Reset
	33 90000.00ns INFO cocotb.tb	Test project behavior
	34 90000.00ns INFO cocotb.tb	Test n=0
	35 110000.00ns INFO cocotb.tb	hw fib: 0, sw fib: 0
	36 110000.00ns INFO cocotb.tb	Test n=1
	37 140000.00ns INFO cocotb.tb	hw fib: 1, sw fib: 1
	38 140000.00ns INFO cocotb.tb	Test n=2
	39 180000.00ns INFO cocotb.tb	hw fib: 1, sw fib: 1
	40 180000.00ns INFO cocotb.tb	Test n=3
	41 230000.00ns INFO cocotb.tb	hw fib: 2, sw fib: 2
	42 230000.00ns INFO cocotb.tb	Test n=4
	43 290000.00ns INFO cocotb.tb	hw fib: 3, sw fib: 3
	44 290000.00ns INFO cocotb.tb	Test n=5
	45 360000.00ns INFO cocotb.tb	hw fib: 5, sw fib: 5
	46 360000.00ns INFO cocotb.tb	Test n=6
	47 440000.00ns INFO cocotb.tb	hw fib: 8, sw fib: 8
	48 440000.00ns INFO cocotb.tb	Test n=7
	49 530000.00ns INFO cocotb.tb	hw fib: 13, sw fib: 13
	50 530000.00ns INFO cocotb.tb 51 630000.00ns INFO cocotb.tb	Test n=8
		hw fib: 21, sw fib: 21 Test n=9
	53 740000.00ns INFO cocotb.tb 54 740000.00ns INFO cocotb.regression	hw fib: 34, sw fib: 34
	54 740000.00ns INFO cocotb.regression	test_project passed ***********************************
	56 56	** TEST STATUS SIM TIME (ns) REAL TIME (s) RATIO (ns/s) **
	57	** IESI SIAIUS SIM IIME (NS) KAAL IIME (S) KAIIU (NS/S) **
Home	58	** test.test_project PASS 740000.00 0.01 87055366.01 **
	59	***************************************
	60	** TESTS=1 PASS=1 FAIL=0 SKIP=0 740000.00 0.03 21172371.44 **
	61	

# Demo Slides (Test GTKWave)

				ave - tb.vcd   Cursor 63 us					×۶	] -		×
= * 6 0 € 0	<ul><li>к &lt; &lt; &gt;</li></ul>	From: 0 sec	То:	740000001 ps	C							
▼ SST	Signals	Waves										
▼ 💑 tb	Time				100 us				200 us			
🖵 🛫 📇 user_project	ena											
- 📩 fib_inst	clk											
	rst_n Control Signals											
	i stb						-î					
	o busy											
	Input Pins											
Type Signals	i_n[7:0]	0			1	2		)(з			4	
	Output Pins											
reg current[7:0]	o_fib[7:0]	0				1	0 (1	)0	1	2	)0	
wire i_clk		b.gtkw	0	4/25/2024 5.07 0	CTION ET		1 1/0					
wire i_n[7:0]	ti ti		ő	4/25/2024 5:07 F 4/24/2024 9:04 F			1 KB 2 KB					
wire i_reset		b.vcd	õ	4/25/2024 5:52 P			6 KB					
wire i_stb		est.py	0	4/24/2024 9:46 P		2	2 KB					
reg		est-vcd.zip	•	4/25/2024 4:57 P			2 KB					
wire Cite Lundo												
wire GitHub		Command Prompt	- atkwave tb.vcd t	tb.gtkw								×
Actions		[110000001] end time. WM Destroy										
		[OSS CAD Suite] C:\Use	ers\ellicott.4\On	eDrive - The Ohio State	University\Other Mee	etings\Columbus	SSCS\Tiny Tape	eout\sellicott_fib	_seq\test>gtk	wave tb.vo	cd tb.gtk	cw
		GTKWave Analyzer v3.4.	.0 (w)1999-2022 B	SI								
		[0] start time.										
Q		[74000001] and time	re traces.									
			ок.									
		Test										
Home		esults				Call States						
		Courts	State State	A CONTRACTOR OF THE	The state of the state of the state of the state			P. L. S. Start				

## Demo Slides (Docs Action)

mo Slides	(Docs Ac		ר)				39
<> Code 💿 Issues 📫 Pull requests 💽 Ar	ctions 🗄 Projects 🕕 Security 🗠 In	isights 🔯 Setti	ngs				
<ul> <li>docs</li> <li>✓ Remove extra quotes from Make</li> </ul>	efile #15						
<ul> <li>G Summary</li> <li>Jobs</li> <li>⊘ docs</li> </ul>	Triggered via push 2 hours ago	Status <b>Success</b>	Total duration <b>1m 20s</b>	Artifacts 1			
Run details ⑦ Usage ① Workflow file	docs.yaml on: push						
	Artifacts Produced during runtime Name				Size		
					205 KB		
Home							
			<u> </u>				

#### Demo Slides (Datasheet)

#### COLUMBUS HINNEY AND AND SOLUTION 90

#### Fibonacci Sequence Generator

- Author: Samuel Ellicott
- Description: generate the Nth fibonacci number
- Language: Verilog

#### How it works

The project takes in the index of Fibonacci number to generate (n=0 -> 1, n=1 -> 1,...). Where n is an 8-bit unsigned integer on the n[7:0] pins. To start generating the sequence start\_stb should be asserted for one clock cycle. While the module is working, the busy signal will be asserted. After the busy signal falls to 0, the Nth Fibonacci number is available on fib[7:0] pins




#	Input	Output	Bidirectional
0	n[0]	fib[0]	start_stb
1	n[1]	fib[1]	busy
2	n[2]	fib[2]	
3	n[3]	fib[3]	
4	n[4]	fib[4]	
5	n[5]	fib[5]	
6	n[6]	fib[6]	
7	n[7]	fib[7]	

GitHub Actions

Home

# Demo Slides (GDS Action)




91

# Demo Slides (Cell Usage)



🙃 Summary	Routing	Stats 🖸 Actions 🗄 Projects 🛈 Security 🗠 Insights 🕸 Settings		
Jobs gds precheck gl_test viewer	Utilisation (%) 9.5 Cell usag	Wire length (um) 2888 Je by Category		
Run details	Category	Cells	Count	
Ö Usage	Fill	decap fill	1407	
ී Workflow file	Тар	tapvpwrvgnd	225	
	Combo Logic	<u>a210 o211a a31o a21oi a311o a211o a32o o21ai a31oi o31a o21a o221a or3b a221o</u>	35	
	Buffer	buf clkbuf	25	
	Flip Flops	dfxtp	24	
	OR	or4 xor2 or2 or3	18	
	Misc	dlymetal6s2s dlygate4sd3 conb	18	
	AND	and2 and3	17	
GDS Action	NOR	nor2 xnor2	14	
	NAND	nand2	8	
	Multiplexer	mux2	8	
	Inverter	inv	2	
Home	169 total ce	lls (excluding fill and tap cells)		
	Job summary generated	at run-time		

# Demo Slides (2D Render)



🛱 Summary	3D Viewer	
Jobs		
	open 3D viewer	
🥥 gds		
🥝 precheck	2D Preview	
🥑 gl_test		
🥏 viewer		
2. 1979 - 2 2 2 2 2 2 2 2		
Run details		- The second second
Ö Usage		
🔁 Workflow file		
		and the set
		بالمراجع والمراجع والمراجع
		a li (malla di di a di
	والمسترك و	
GDS Action		
ODSACION		
		بالدرجا والمراجع والمراج
	a a state of the	an ini an
		****
Home		
		and the second second


## Demo Slides (3D Viewer)



94

		<i>2.117</i> EDM 1.76513
S de Fill, Decap, Tap cells	✓ Controls	
de top cell geometry	✓ View Setting	is
olate mouse over cell se over: FILLER_0_19_205 (sky130_ef_sc_hd_decap_12)		toggleFillerCells
	tog	gleTopCellGeometry
	nwell	<b>V</b>
	diff	~
	poly	<b>V</b>
nam an annual fan a san an a san	licon	×
	ii1	×
	mcon	×
	met1	×
	substrate	~
	via	×
GitHub	met2	~
	via2	×
Actions	met3	×
	, Wiał	<b>V</b>
	met4	~
Provide and the start water water water and the start and the start and the start and the start of the start	> Stats	
an and the bar the second the second to be bar the second to be the second to be the second to be a second to b		
	States States States	
GDS Action		
		4
Andre and a second of the second seco		1
	10 10-1 10	
Home 2D Render		

#### Demo Slides (Settings)



# Running Locally




- Tiny Tapeout allows for cloud based development
  - Full flow in GitHub actions
  - Only need GTKWave (to view simulation results)
  - Slow iteration loop
- We *can* run the whole OpenLane flow locally...
  - Large installation size (~10Gb)
  - Slightly involved installation process (on Windows)
- Run simulations locally
  - Develop Verilog locally
  - Smaller (~1.5Gb)
  - Simulate behavioral HDL → Basic functionality
  - Harden with Tiny Tapeout flow (CitHub actions)

# Simulation Tools <u>https://github.com/YosysHQ/oss-cad-suite-build</u>


- Extract file to a path without spaces
- GTKWave, Icarus Verilog, Yosis, Etc
- Start by running *start.bat* 
  - Should see '[OSS Cad Suite]'
  - Move around with 'cd'
  - Drag and drop folders into terminal
    - Puts folder path into terminal
- Other Tools
  - Git: <u>https://git-scm.com/downloads</u>
  - VS Code: <u>https://code.visualstudio.com/</u>

# Installing Tools






# Local Simulation: Running Tools



- In [OSS CAD Suite] terminal!
  - Type the tool you want to use
  - Use 'gtkwave' for GTKWave, etc



# Local Simulation: Running Simulator


- Using Icarus Verilog for Simulation
- In [OSS CAD Suite] terminal move to folder with Verilog code
- Elaborate → Simulate design
  - iverilog -o tb.vvp -DICARUS <Verilog file 1> <Verilog file 2> ...
  - *vvp tb.vvp*
- Generates *tb.vcd* for GTKWave
- More Information:
  - <a href="https://steveicarus.github.io/iverilog/usage/getting\_started.html">https://steveicarus.github.io/iverilog/usage/getting\_started.html</a>

<u>см</u> С	ommand P	romp	ot					×
					\OneDrive - The Ohio State University\Other Meetings\Columbus SSCS\Tiny Tapeout\sellicott_fib_seq\test> \OneDrive - The Ohio State University\Other Meetings\Columbus SSCS\Tiny Tapeout\sellicott_fib_seq\test>iverilog -o tb.vvp -DICARUS tb.v/src/tt_um_sellico	ott_fib_seq.v	./src/fib.	
ross c	AD Suite]	C:\U	sers	\ellicott.4\0	\OneDrive - The Ohio State University\Other Meetings\Columbus SSCS\Tiny Tapeout\sellicott_fib_seq\test>vvp tb.vvp			
				d opened for				
Start								
Reset								
Test p	roject beh	navior						
Test n:	=	1						
hw_fib		Θ,	SW	fib:				
Test n:								
hw_fib		Θ,	SW	fib:				
Test n:								
hw_fib		Θ,	SW	fib:	2			
Test n:		4						
hw_fib		0,	SW	fib:	3			
Test n:		5						
hw_fib		0,	SW	fib:	5			
Test n:		6						
hw_fib		_0,	SW	fib:	8			
Test n:		10		51 h .				
hw_fib		Θ,	SW	fib:	13			
Test n: hw_fib:		°		fib:	21			
Test n		۵,	SW	101	21			
hw_fib		័ត	C M	fib:	34			
Closing		0,	24	110.				
Test n		10						
hw fib		34.	SW	fih:	34			
				at 1890 (1ns				
				(2				
ross c	AD Suite]	C:\U	sers	\ellicott.4\0	\OneDrive - The Ohio State University\Other Meetings\Columbus SSCS\Tiny Tapeout\sellicott_fib_seq\test>			




•














- Puts the system into a defined state
- Sets the values for all the input registers
- Reset the system



- Delay a bit before ending the simulation
- Makes it easier to read waveforms

\$finish closes the simulator



<pre>task test_n_fib( input integer n ); begin: test n fib block integer fib_idx; fib_idx = 0; for (fib_idx = 0; fib_idx &lt; n; fib_idx++) begin: fib test iter</pre>	<ul> <li>For loop to test the nth Fibonacci sequence number</li> <li>Weird variable definition to keep Verilog happy</li> </ul>
<pre>integer fib_calc; integer fib_hw; fib_hw = 0 // calculate the current fibonacci sequence value fib_calc = calc_fib(fib_idx); run_fib_seq(fib_idx); fib_hw = uo_out[7:0]:</pre>	<ul> <li>Calculate the Fibonacci number using a "software" method</li> <li>Calculate again using module</li> </ul>
<pre>\$strobe("Test n=%d", fib_idx); \$strobe("hw fib: %d, sw fib: %d", fib hw, fib calc); // exit if the values don't match if(fib_hw != fib_calc) close(); end end end end endtask</pre>	• Exit simulation if values don't match



<pre>// make a task to read the fibonachi value task run_fib_seq( input integer n ); b sime // wait a clock cycle and set the strobe signal @(posedge clk); uio_in[0] = 1'h1; i i i [0] = 1'h1;</pre>	• Assert the <b>i_stb</b> pin and set what <b>n</b> to test
<pre>ui_in[7:0] = n[7:0]; // wait a clock cycle and clear the strobe signal @(posedge clk); uio_in[0] = 1'h0;</pre>	• Wait a clock cycle and clear the <b>i_stb</b> pin
<pre>@(posedge clk); // wait until the busy signal is low, each time wait another clock cycle for(; uio_out[1]; ) @(posedge clk); end endtask</pre>	<ul> <li>Wait at least one clock cycle</li> <li>Wait until o_busy is cleared</li> </ul>




// iteratively calculate the nth fibonacci sequence number function integer calc\_fib( input integer n begin: calc\_fib\_block integer a; integer b; integer c; integer i; a = 0;b = 1; c = 0; if (n == 0) begin calc fib = a; end else begin for (i = 1; i < n; i++) begin</pre> c = a + b; a = b; b = c;end calc\_fib = b; end

end endfunction

- Calculate the **n**th Fibonacci number
- Do the whole calculation in Verilog
- Can write basically like software


#### Expected Results



EEE Solid-State Circuits / Circuits and Systems Societies (SSC37/CAS04) Columbus Chapter


106

#### Expected Results



107

#### Next Steps



- Install the simulation tools locally
- Follow some <u>digital design tutorials</u>
- Follow some Verilog tutorials
  - NAND Land Verilog tutorial
  - <u>Reference Designer Verilog tutorial</u>
- Test your own designs

# Step by Step Instructions

- Goal: Recreate Fibonacci Sequence Generator
- Install Tools
  - Git: <u>https://git-scm.com/downloads</u>
  - VS Code: <u>https://code.visualstudio.com/</u>
  - OSS-CAD-Suite: <u>https://github.com/YosysHQ/oss-cad-suite-build</u>
- Setup Tiny Tapeout Project
  - Make your own project based on <u>the template</u>
  - Enable GitHub Pages (set to GitHub Actions)
  - Update *info.yaml* file
- Write Verilog Code
  - Implement Fibonacci Sequence state machine
  - Write testbench
  - To learn Verilog syntax: <u>Verilog tutorials</u>
- Simulate Design
  - Use <u>Icarus Verilog</u> to simulate testbench
  - Use <u>GTKWave</u> or <u>VaporView</u> to view output waveforms
- Push Code to GitHub

109

# Where To Get Help

- Tiny Tapeout Discord
  - Lots of people with deeper knowledge than me
  - I'm there too (@sellicott)
- Learning Resources
  - <u>https://tinytapeout.com/digital\_design/</u>
  - <u>https://tinytapeout.com/hdl/</u>
  - <u>https://r2.ieee.org/columbus-ssccas/resources/</u>

- Questions about this workshop
  - Chapter: columbus.sscs.cas@gmail.com

Here!







# Acknowledgements



Matt Venn

- Original workshop slides
- Advice on running a workshop



# SenseICs

Everyone who worked on Tiny Tapeout! **Cefabless** https://tinytapeout.com/credits/



# Scan this QR code to fill out the Form to participate!



Sponsorship Application

https://forms.gle/ypWKDA4zrj8zKAR9A



Event Feedback Form

https://forms.gle/g5SsnPgFxGNzazYM8

#### Extra Slide



#### This page unintentionally left blank